

ADVANCED SEMICONDUCTOR PACKAGING MATERIALS FOR WAFER LEVEL AND 2.5/3D APPLICATIONS

> RUUD DE WIT | HENKEL ELECTRONIC MATERIALS NIJMEGEN | 6-7 SEPTEMBER 2023



European Packaging, Assembly and Test | Workshop 2023



OUR PLAYGOUND AND FIELDS OF EXPERTISE

Improving the electronics technologies of today, for the advances of tomorrow



Consumer Devices

2

Modules & Components

Semiconductor Packaging



accelerate

electronics evolution

OUR PLAYGOUND AND FIELDS OF EXPERTISE

Henkel's 'Innovations in Semiconductor Packaging' have been recognized and rewarded with the 3DInCites 'Materials Supplier of the Year' Award



3D InCites Editorial Director Françoise von Trapp said, "Developing solutions for the most pressing materials challenges for today's semiconductor packaging technologies is no easy feat. To tackle several in one year demonstrates Henkel's commitment to the future heterogenous integration. Congratulations on winning this award – it's well deserved."

3D InCites is an online information resource focused on semiconductor advanced packaging and heterogeneous integration. This year's 3D InCites Awards program included 36 nominees across 10 categories, with a panel of 4 judges and results from

online voting determining the winners.



accelerate

electronics evolution

OUR SEMICONDUCTOR FOCUS MARKETS AND PACKAGING MATERIAL SOLUTIONS

- 5G/Telecom/ Mobile
- Data Center/ Memory

 Automotive/ Industrial











accelerate electronics

CONTENT

- Challenges in Advanced Flip Chip and Heterogeneous Integration
- Enabling Semi Packaging Material Solutions
 - Liquid Wafer Level Encapsulation (LCM, MUF, LDS)
 - Advanced Capillary Underfills (post-applied)
- Key Takeaways





accelerate electronics evolution

SEMICONDUCTOR PACKAGING MARKET SEGMENTS AND TRENDS



5G / Telecom / Mobile

- Increased integration for RF front-end and application processor (AP)
- Higher frequency, wide band gap IC's
- Higher power, more heat dissipation
- **Higher reliability**

6

Data center / Memory

- Heterogeneous integration, chiplet style packaging and 3D integration
- Larger chip and larger body architectures
- Lower power and higher I/O densities for high performance computing (HPC)



Automotive / Industrial

- Increasing sensor and IC content for sensing & signal conditioning
- Data processing, zonal or domain architectures with large body FC-BGA's
- More power electronics for (H)EV, higher density and efficiency (SiC, GaN)



accelerate electronics evolution

PACKAGING CHALLENGES SERVER AND CLIENT PROCESSOR APPLICATIONS

- Warpage Stress and co-planarity issues arising due to large body packages (>80 x 80mm)
- Processing Challenges in flow behavior and process time for large die, high I/O, handling and warpage issues in WLP process, challenges in process and materials for 2.5D/3D stacking, etc.
- Integration Die level, package level and WLP integration issues due to complexity of new package architectures, (incl. chiplets), pitch and gap scaling of back-end I/O
- **Thermal** Higher thermal loading and dissipation requirements, impact on design and performance
- Reliability Expanding reliability requirements incl. automotive grade conditions for advanced flip chip processors



Schematic view of CHIPLET integration found in HPC server



Schematic X-section of 2.5D integrated package for processors & accelerators



7

accelerate electronics evolution

PACKAGING CHALLENGES MOBILE PROCESSOR APPLICATIONS

- Processing Challenges in packaging architectures for high end mobile applications processors and RF front-end covering flip chip, embedding, PoP, SiP and new evolving architectures
- EMI Shielding Complex shielding requirements for RF front end and memory devices involving conformal and compartmental shielding
- Integration Complex architectures involving multi-die, multi-component integration in RF front-end, die stacking, package stack integrations in mobile application processors
- Thermal Higher thermal density from WBG devices in RF power amplifiers, increasing thermal requirements from advanced mobile processors



Schematic example of System-in-Package (SiP) in RF Front End



Schematic X-section of Fan-Out Package-on-Package (FO-PoP) for mobile application processors



8

SEMICONDUCTOR PACKAGING ENABLING MATERIAL SOLUTIONS





9 EUROPAT 2023 | ADVANCED SEMI PACK MATERIALS FOR WAFER LEVEL AND 2.5/3D APPS | HENKEL PROPRIETARY INFORMATION



CONTENT

- Challenges in Advanced Flip Chip and Heterogeneous Integration
- Enabling Semi Packaging Material Solutions
 - Liquid Wafer Level Encapsulation (LCM, MUF, LDS)
 - Advanced Capillary Underfills (post-applied)
- Key Takeaways







LIQUID WAFER LEVEL ENCAPSULATION TARGET APPLICATIONS

accelerate electronics evolution

Fan Out Wafer Level Packaging (FOWLP)

 Liquid Compression Molding (LCM)







Fan In Wafer Level Packaging (WLCSP)

- 5 or 6 Side Si Chip Protection
- Molding or Printing Process



Chip on Wafer (CoW) / 2.5D/3D Heterogeneous Integration

- Overmolding Process (LCM)
- Gap Filling LCM or
 Molded Underfill (MUF)







LIQUID WAFER LEVEL ENCAPSULATION PRODUCT DEVELOPMENT FOCUS







LIQUID WAFER LEVEL ENCAPSULATION PRODUCT PORTFOLIO EVOLUTION



accelerate electronics evolution





LIQUID WAFER LEVEL ENCAPSULATION OVERMOLDING (COMPRESSION OR *PRINTING*)

 Low warpage after PMC, RDL process simulation (220°C) and 24h relaxation



Product Name	LCM 1000AF	LCM 1000-AG1	EN 8000AJ
Product status	Commercial	Development	Scale up
Target applications	FOWLP, WLCSP	CoW, 2.5D	WLCSP
Filler cut (um)	10	10	10
Viscosity (25°C, Pa·s)	~800	~800	~60
Tg by TMA (°C)	~160	~140	~145
CTE1 / CTE2 (ppm/(°C)	7 / 18	6 / 16	12/28
Modulus @ 25°C (GPa)	~15	~15	10
In mold cure / Staging	5min @ 120°C	5min @ 120°C	1hr @ 70°C
Post mold cure (PMC)	1hr @ 150°C	1hr @ 150°C	1hr @ 150°C
Key features	Low warpage after RDL, PI	Low warpage, high toughness	Low viscosity for printing
Suitable for	00000.		Chip





accelerate electronics

LIQUID WAFER LEVEL ENCAPSULATION MOLDED UNDERFILL (LCM-MUF)

- Developed for overmolding and underfilling Chip-on-Wafer, 3D and High Bandwidth Memory packages in 1-step with void-free gap-filling
- LCM MUF-1 successfully evaluated in HBM2 test vehicles (20um gap height, 36um bump pitch, 27K bump count, 7x11mm die size)



CSAM = no voids

SEM xsection = no voids

Product Name	LCM-MUF-1	LCM-MUF-2	LCM-MUF-3
Product status	Development	Development	Development
Target applications	2.5D, 3D	HBM	HBM
Filler cut (um)	5	3	1.5
Viscosity (25°C, Pa∙s)	~170	~40	~50
Tg by TMA (°C)	~115	~135	~125
CTE1 / CTE2 (ppm/(°C)	9 / 24	15 / 31	16 / 33
Modulus @ 25°C (GPa)	13	10	10
In mold cure (IMC)	5min @ 120°C	5min @ 120°C	5min @ 120°C
Post mold cure (PMC)	1hr @ 150°C	1hr @ 150°C	1hr @ 150°C
Key features	Low warpage, gap fill <25um	Low warpage, gap fill <15um	Low warpage, gap fill <10um
Suitable for			



accelerate electronics

LIQUID WAFER LEVEL ENCAPSULATION LASER DIRECT STRUCTURING AND CU PLATING (LDS)

 LPKF's Active Mold Packaging (AMP) combines Laser Direct Structuring (LDS) technology with Epoxy Mold Compounds (EMC) for electrical circuitry integration directly inside and onto molded package





accelerate electronics

LIQUID WAFER LEVEL ENCAPSULATION LASER DIRECT STRUCTURING AND CU PLATING (LDS)



• A) Liquid Compression Molding (LCM)

versus

• B) **Stencil Printing** encapsulation process













LIQUID WAFER LEVEL ENCAPSULATION 5 IDENTIFIED 'LIQUID AMP' APPLICATIONS (LDS)

Courtesy of

Laser & Electronics

 5G mmWave & 6G Antenna-on/in-Package



- (Selective) Conformal/Compartment EMI Shielding Ist/ 2nd Mold
- Heat Dissipation from Embedded Dies using "Thermal Vias" and "Heat Pads"





accelerate electronics evolution

LIQUID WAFER LEVEL ENCAPSULATION 5 IDENTIFIED 'LIQUID AMP' APPLICATIONS (LDS)

Courtesy of Solderable SMD Component Wire Bond Replacement **Terminations using Wafer Level** by "Flat Bonds" Laser & Electronics 5/6 Side Protection OLD Conventional Wire Bond package Bond-less/ Flat-Bond package Flat Bond Interconnect traditional wire bond



accelerate electronics

LIQUID WAFER LEVEL ENCAPSULATION HENKEL LDS DEVELOPMENT STATUS

- Based on Henkel internal test data and LPKF's LDS and Cu plating test feedback, Henkel is offering 2 LDS formulations LOCTITE® ECCOBOND LCM 1070LS and EN 8070LS for sampling and feasibility investigation to customers for potential applications
- Further investigation towards thinner layers and vias <50um and ~10/10um L/S using smaller fillers
 - 20/20um and 15/15um L/S and ~30-40um plated vias have been demonstrated



LOCTITE® ECCOBOND	LCM 1070LS	EN 8070LS	
Application Process	Compression Molding	Stencil Printing	
Production status	Development		
Filler content level	High	Medium	
Density (g/cc)	>2	>2	
Viscosity @ 25°C (Pa.s)	~500	~70	
Tg by TMA (°C)	158	144	
CTE1/CTE2 (ppm/°C)	9/19	12/33	
Modulus @ 25°C (GPa)	18	10	
In-Mold Cure (IMC) + Post Mold Cure (PMC)	120°C/5min + 150°C/1hr	70°C/60min + 150°C/1hr	



accelerate electronics

LIQUID WAFER LEVEL ENCAPSULATION HIGH FREQUENCY DIELECTRIC PROPERTIES UP TO 170 GHZ

 3.5-3.7 Dielectric Constant (Dk) over 25-170 GHz range for all encapsulants measured on MCK equipment (https://mck.swissto12.ch)

- No significant difference in dielectric performance between
 - 25-40 GHz (Ka band), 60-90 GHz (E band) and 110-170 GHz (D band)
 - Highly filled molding and medium filled printing versions
 - Formulations with and without LDS additive







STENCIL PRINTING



accelerate electronics evolution

LIQUID WAFER LEVEL ENCAPSULATION NEAR INFRA RED BLOCKING OF THIN EN 8070LS LAYERS

- 30-100um thin layers of EN 8070LS printed on glass using PI tapes as stencil (cured 1hr 70°C, 3hrs 150°C)
- Spectra recorded with Bruker MPA TM FT-NIR spectrometer (with blank glass slide analyzed as transmission background)
- EN 8070LS layers were measured same way at 3 positions with NIR transmittance values of ~0.01% @ 1220nm for ~40um layer thickness (~8200 cm-1 Wavenumber)





accelerate electronics

CONTENT

- Challenges in Advanced Flip Chip and Heterogeneous Integration
- Enabling Semi Packaging Material Solutions
 - Liquid Wafer Level Encapsulation (LCM, MUF, LDS)
 - Advanced Capillary Underfills (post-applied)
- Key Takeaways





ADVANCED UNDERFILL SOLUTIONS POST-APPLIED VS PRE-APPLIED

accelerate electronics evolution

CAPILLARY UNDERFILL (CUF)



- + Dominant technology
- + High UPH

24

- No bump protection after chip attach

NON-CONDUCTIVE PASTE (NCP)



- + Enable fine pitch, narrow gap
- + Tight design by fillet control
- + Bump protection after bonding
- Lower UPH vs CUF

NON-CONDUCTIVE FILM (NCF)



- + Enable fine pitch, narrow gap
- + Tight design by fillet control
- + Thin wafer processing
- Different film thickness depending on bump height

Pre-Applied

Post-Applied

EUROPAT 2023 | ADVANCED SEMI PACK MATERIALS FOR WAFER LEVEL AND 2.5/3D APPS | HENKEL PROPRIETARY INFORMATION



CAPILLARY UNDERFILL BASICS FULL VERSUS PARTIAL UNDERFILLS

Full Capillary Underfill

- Dispensed after reflow along edge(s) with "L" or "I" shape
- Flows under component and fills complete space
- Best thermal and mechanical reliability performance

Partial Underfill or Edge Bond

- Dispensed "L" shape fillets along corners after reflow depending on bump array
- Improvement in mechanical reliability (limited in thermal reliability)
- No underfill in center for best RF transmission







accelerate electronics evolution

CAPILLARY UNDERFILL BASICS TYPICAL MATERIAL PROPERTIES

LOCTITE® ECCOBOND	Units	UF 8830S	UF 1173	UF 1175
Application	-	Package Level	Board Level	Partial Underfill
Color	-	Gray	Black	White
Filler Size	um	<5	<25	<20
Viscosity	cPs	22,000 @ 5rpm	7,500 @ 10/s	35,000 @ 5rpm
Thixotropy Index	-	0.85	0.71	1.05
Work Life @ 25°C	hours	>24	>48	>24
Shelf Life @ -40°C	months	>12	>6	>6 (-20°C)
Tg by TMA	°C	118	160	154
CTE1 / CTE2	ppm	25 / 100	26 / 103	19 / 68
Storage Modulus @ 25°C	MPa	11,500	6,000	14,000
Dielectric Constant @ 25GHz / 50GHz	-	3.5 / 3.5	3.2 / 3.2	NA
Dissipation Factor @ 25GHz / 50GHz	-	0.018 / 0.028	0.020 / 0.036	NA
Curing Condition		2hrs @150°C	5min @150°C	15min @ 120°C



27 EUROPAT 2023 | ADVANCED SEMI PACK MATERIALS FOR WAFER LEVEL AND 2.5/3D APPS | HENKEL PROPRIETARY INFORMATION

CAPILLARY UNDERFILL BASICS EDGE FILL / PARTIAL UNDERFILL

- LOCTITE® ECCOBOND UF 1175 One component, low temperature cure and low stress partial underfill for larger chip sizes, combining good productivity (UPH) and reliability with easy jet dispensing and controlled flow
 - 15min 120°C cure being compatible with low temperature solder interconnects
 - >150°C Tg and <20ppm CTE for lowest warpage and package/bump stress</p>
 - Passing solder joint resistance test after 2000 temp cycles (-40/+100°C) with ~80x80mm FCBGA on FR4 test board
 - When applied by jetting, 50 to 60°C nozzle heating is recommended
 - For faster flow, board should be heated to 70 to 100°C









accelerate electronics evolution

ADVANCED UNDERFILL SOLUTIONS NEW CUF DEVELOPMENT FOCUS





непке

Larger die sizes	More integration	Higher reliability	Narrow Si node		
			0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0		
 Faster underfilling for high UPH Void-free underfill <5um fine filler cut for small gaps 	 Low resin bleed out (RBO) for tight Keep-out-Zone (KoZ) Improved adhesion to multiple interfaces Clean underfilling in varying fine gaps and pitches 	 Passing MSL3 and Temp Cycling (-55/125°C) on large Flip Chips >1000TC on 30x30mm FC >2000TC on 20x20mm FC 	 Fracture toughness (K1c) enhancement for die crack reduction on smaller nodes Lower modulus, lower stress High Tg, ultra-low CTE 		

LEVEL AND 2.5/3D APPS | HENKEL PROPRIETARY INFORMATION

ADVANCED UNDERFILL SOLUTIONS LOCTITE® ECCOBOND CUF EVOLUTION



accelerate electronics evolution





ADVANCED UNDERFILL SOLUTIONS RHEOLOGY FORMULATED FOR LARGE DIE





- FAST flow, >30% improvement compared to benchmark material
- Long staging time (>1 hour)
- Excellent void-free gap filling capability
- Highly filled formulations with selected fillers, resins and hardeners





ADVANCED UNDERFILL SOLUTIONS FORMULATED FOR **MORE INTEGRATION**

accelerate electronics evolution



CSAM images with and without flow marks

- No flow marks in thin gap applications
- Controlled and small fillet and minimal resin bleed out (RBO) for high integration (like multi-chip package with passives)
- Technical advantage derived from filler loading, filler size and combination of unique resins in CUF platform





Optical images with high and low resin bleed out (RBO)





ADVANCED UNDERFILL SOLUTIONS FORMULATED FOR HIGHER RELIABILITY

TV with 10x10mm die				TV with 20x20mm die			
Underfill	UF 8830S	UF 8000AA	UF 8200HT	UF 9000AG	 Underfill	UF 9000AG	UF 9000AE
Filler loading	60%	50%	75%	72%	Filler loading	72%	68%
MSL2 / 3a	Pass / Pass	NA / Pass	NA / Pass	Pass / Pass	MSL3a	Pass	Pass
> 1000 TC-B (-55C to 125°C)	Pass 5000	Pass 1000	Pass 1000	Pass 1000	>1000 TC-B (-55C to 125°C)	Ongoing	Pass 2000
> 400 TC-C (-55C to 150°C)	Pass 4000	Not tested	Not tested	Pass 1400	> 400 TC-C (-55C to 150°C)	Pass 600	Pass 600
HTS @ 150°C	Pass 1000h	Pass 1000h	Pass 1000h	Pass 1250h	HTS @ 150°C	Pass 250h	Pass 1000h
uHAST (130°C, 85%RH)	Pass 264h	Pass 96h	Pass 96h	Pass 288h	 uHAST (130°C, 85%RH)	Pass 96h	Pass 192h

 UF 8830S and UF 9000AG passing Auto Grade 1 (UF 9000AG Grade 0 pending) by optimizing adhesion, Tg and modulus





ADVANCED UNDERFILL SOLUTIONS FORMULATED FOR NARROW SI NODE



Fracture Toughness (K1c) and CTE improvement Underfill Unit **UF 8830S UF 8000AA UF 9000AG UF 9000AE** Application FC-CSP, PoP FC-CSP 3-5nm node Large die Production Volume Volume Volume Scale-up _ Filler loading % 60 50 72 68 Filler size (avg) 0.5 05 um 1 Toughness (K1c) MPa√m 2.0 0.6 3.0 2.9 CTE1 / CTE2 23 / 84 ppm/°C 25 / 100 30 / 119 19/62



TMA File: C:\TA\Data\TMA\UF9000AG\032122\072C008330.003

- Higher fracture toughness (K1c) and lower CTE enabling leading edge 3nm and 5nm Si nodes
- Technical advantage derived from higher filler loading, filler size and tougher resin systems

33





KEY TAKEAWAYS

- Heterogeneous Integration and advanced flip-chip architectures are essential elements for many end applications in automotive, high-performance computing, mobile and consumer electronics
- New package architectures continue to face 'stressful packaging' challenges to address reliability and performance
- Addressing these challenges require innovation in semiconductor packaging materials and processes (to extend 'Moore's Law')
- Henkel's new developments in low warpage liquid encapsulants and advanced capillary underfills are well positioned and recognized to solve these challenges







Many Thanks !

Ruud de Wit | Henkel Electronic Materials

Business Development | Semiconductor, Sensor and Consumer Electronics Assembly Solutions

+31 643 372 108 | ruud.dewit@henkel.com www.henkel-adhesives.com/electronics

